SUPI4 protocol chip IP cores

  • 01-May-2009 01:39 EDT
image.jpg

 

MAZeT provides IP cores for Phoenix Contact's SUPI4 Interbus protocol for implementation in FPGAs and ASICs. Developed and maintained by MAZeT, the protocol chip is for serial communication interfaces in automation technology. Offering enhanced functionality in comparison to the previous protocol ASIC SUPI3, Phoenix Contact’s SUPI4 protocol chip is an implementation of the Interbus-IP core. In customized applications, it is often required to directly integrate this interface into the FPGA or ASIC. For cases such as these, MAZeT offers interested customers the IPs and the implementation support. Upon customer request, MAZeT can perform a complete design of the ASIC, FPGA, or module, including production.

Share
HTML for Linking to Page
Page URL
Grade
Rate It
0.00 Avg. Rating

Read More Articles On

2016-12-15
Electric-vehicle startup Lucid Motors unveils its proposed first production model, the Air luxury sedan, adding to the roster of companies seeking to loosen Tesla's grip on the luxury-electric market.
2016-12-14
As automakers spend more on developing self-driving cars, they're also devoting attention on what to do with the data that those high-tech devices generate.
2017-03-05
A new version of the LG Chem Z.E. 40 battery delivers nearly double the energy density of its predecessor.
2017-02-17
At NHTSA’s urging, SAE International has launched a working group that is looking to explore ways to "harden" the OBD-II port against hackers.

Related Items

Technical Paper / Journal Article
2010-10-19
Training / Education
2013-04-09
Technical Paper / Journal Article
2010-10-19
Technical Paper / Journal Article
2010-10-25
Training / Education
2013-04-09
Training / Education
2013-04-09
Training / Education
2017-10-23