SUPI4 protocol chip IP cores

  • 01-May-2009 01:39 EDT
image.jpg

 

MAZeT provides IP cores for Phoenix Contact's SUPI4 Interbus protocol for implementation in FPGAs and ASICs. Developed and maintained by MAZeT, the protocol chip is for serial communication interfaces in automation technology. Offering enhanced functionality in comparison to the previous protocol ASIC SUPI3, Phoenix Contact’s SUPI4 protocol chip is an implementation of the Interbus-IP core. In customized applications, it is often required to directly integrate this interface into the FPGA or ASIC. For cases such as these, MAZeT offers interested customers the IPs and the implementation support. Upon customer request, MAZeT can perform a complete design of the ASIC, FPGA, or module, including production.

Share
HTML for Linking to Page
Page URL
Grade
Rate It
0.00 Avg. Rating

Read More Articles On

2016-11-13
Lengthy automotive development and production cycles have long prevented automakers and startups from working together. While that’s changed a bit, many young companies still find it difficult to work with OEMs.
2016-11-13
Focused on the near-term safety-improvement potential underlying autonomous-driving technology, Toyota - counter to much of the auto industry - sees real promise in developing SAE Level 2-3 systems.
2016-11-15
Tanktwo, a Finland-based startup company is rethinking the basic battery cell and challenging the fundamental economics and operational assumptions of EVs. The ingenious concept is worth engineers' attention.
2016-11-14
Conti’s 48-V system will be standard equipment on both gasoline and diesel versions of the Scenic Hybrid Assist model. It is the first of multiple 48-V production announcements coming over the next few years.

Related Items

Training / Education
2013-04-09
Article
2016-11-15
Training / Education
2007-03-01
Training / Education
2013-04-09