SUPI4 protocol chip IP cores

  • 01-May-2009 01:39 EDT
image.jpg

 

MAZeT provides IP cores for Phoenix Contact's SUPI4 Interbus protocol for implementation in FPGAs and ASICs. Developed and maintained by MAZeT, the protocol chip is for serial communication interfaces in automation technology. Offering enhanced functionality in comparison to the previous protocol ASIC SUPI3, Phoenix Contact’s SUPI4 protocol chip is an implementation of the Interbus-IP core. In customized applications, it is often required to directly integrate this interface into the FPGA or ASIC. For cases such as these, MAZeT offers interested customers the IPs and the implementation support. Upon customer request, MAZeT can perform a complete design of the ASIC, FPGA, or module, including production.

Share
HTML for Linking to Page
Page URL
Grade
Rate It
0.00 Avg. Rating

Read More Articles On

2018-01-26
In Washington, DC, at the 2018 SAE Government/Industry meeting this week, cellular-communications giant AT&T affirmed in a session on connected-vehicle technology that it will launch ultra-fast mobile 5G service in limited areas sometime late this year.
2018-01-24
Osram, a leading global lighting and semiconductor manufacturer, has expanded into pulse infrared lasers for autonomous LIDAR use and is working with with Vergence Automation for advanced imaging technology.

Related Items

Technical Paper / Journal Article
2011-04-12
Training / Education
2017-11-01
Training / Education
2017-10-31
Training / Education
2013-04-09
Training / Education
2013-04-09
Training / Education
2017-10-19
Training / Education
2017-10-23
Technical Paper / Journal Article
2011-04-12
X